Abstract: This paper presents an applying of march test algorithms to diagnose coupling faults (CFs) of SRAMs memories. Two phases of test algorithm is used to identify all the CFs. At Phase 1 march Cd is used to detect and diagnosis partially of the CFs. The March Distinguish Algorithm (MDA) is used in phase 2 to identify the identical fault syndromes which cannot be identified by the march Cd. Therefore, the proposed test algorithms which (13N + 3N/4N) read/write operations for a bit-oriented SRAM can achieve full diagnose.
I. INTRODUCTION
Advances in semiconductor memory technologies have resulted in a very high density embedded memories. The number of memory cell per chip has increased rapidly. From 1982 to 2006, the number of memory cells per chip has increased more than 1 Gigabyte in size resulting in a more complicated architecture [1] . Paradoxically, the larger capacity of RAM will introduce more physical failure as a result due to crosstalk between closely packed cells. Thus, high capacity memory size will produce more defects during system-on-chip (SOC) manufacturing that can lead to yields reduction.
Therefore, the semiconductor industry is facing with a new challenge to test and diagnose failures defects that occurs in high capacity memories. Hence, SRAM memories is one of the most used in the embedded system due to the faster operation compared to other memory types such as DRAM and DDRAM. Investigation on SRAM testing is needed to be explored in terms of their fault models such as coupling faults (CFs) and test algorithms such as march test algorithm (MTA). The efficiency of MTA is based on how many write (w) and read (r) operation are applied to the SRAM to detect and diagnose the CFs. With this efficiency, it promises better results on faults detection and diagnosis.
Research on memory BIST and BISD of SRAM memories testing has been performed by various test algorithms. Yet, not much research on programmable BISD of SRAM memories (PMBISD) was successfully done. One of the most used algorithms in PMBISD is MTA. Researcher did more on finding efficient MTA for fault detection and diagnosis on the functional fault model at the algorithmic level. [1] have proposed a programmable BISD that is able to achieve full diagnosis when using (15N+3N/3N) MTA which have 15 write and read operations for bit-oriented RAM with mCFs, where N represents address number and m represents CFs number. The algorithms in [2, 3, 4, 5] were well implemented in the testing of functional-level of RAM fault models. They are widely used in fault detection as well as fault diagnosis of memories. In [2] , the MTA has successfully perceived all the functional faults that occurred in the SRAM.
II. FAULT MODEL AND NOTATION OF COUPLING FAULTS
Inversion Coupling Faults (CFin) is the inversion of the cell i due to the change coupling effect in cell j. The changes in cell j occur only during write operation. According to the write operation in cell j, it can produce 4 scenarios: 1. CFin(↑,↕/0): transition write operation 0 to 1 to cell "j" causes a 1 to 0 inversion coupling fault in cell "i". 2. CFin(↑,↕/1): transition write operation 0 to 1 to cell "j" causes a 0 to 1 inversion coupling fault in cell "i". 3. CFin(↓,↕/0): transition write operation 1 to 0 to cell "j" causes a 1 to 0 inversion coupling fault in cell "i". 4. CFin(↓,↕/1): transition write operation 1 to 0 to cell "j" causes a 1 to 0 inversion coupling fault in cell "i" There are cases such as fault introduced due to crosstalk certain cells affected by crosstalk between physical layers such a write operation which are close together. This kind of faults is CFid which is the cell i is forced to certain logic values. The difference between CFin and CFid is that the changes due to write operation to cell "j" forces the contents of cell "i" to a fixed value which is not necessarily the inverse of the value written to cell "j". According to the write operation in cell j, it can produce 4 scenarios: 1. CFid(↑,0): transition write operation 0 to 1 to cell "j" causes cell "i" to either transition to, or to remain logic low until the data in cell "j" is stable. 2. CFid(↑,1): transition write operation 0 to 1 to cell "j" causes cell "i" to either transition to, or to remain logic high until the data in cell "j" is stable. 3. CFid(↓,1): transition write operation 1 to 0 to cell "j"
causes cell "i" to either transition to, or to remain logic high until the data in cell "j" is stable. 4. CFid(↓ ,0): transition write operation 1 0 to cell "j" causes cell "i" to either transition to, or to remain logic low until the data in cell "j" is stable. Evenly, the character of the CFid is similar to CFin, but a different algorithm is required to detect the fault.
A memory cell, say cell i is said to be state coupled to another memory cell, say cell j, if cell i is fixed at a certain value x(x{0,1}) only if j is one defined state y(y{0,1}). State coupling is a non-symmetric relation. For test purposes, both cells are read for every state of the two cells. State coupling faults are different from the inversion and idempotent types in that they are not sensitized by a write operation in the coupling cell "j", but by some connection between two cells or lines [9] . Essentially, this is a bridging fault between two memory cells. It is defined as follows:
1. CFst(0,0): cell "j" has the value of logic low which forces cell "i" to be stuck at logic low. 2. CFst(0,1): cell "j" has the value of logic low which forces cell "i" to be stuck at logic high. 3. CFst(1,1): cell "j" has the value of logic high which forces cell "i" to be stuck at logic high. 4. CFst(1,0): cell "j" has the value of logic high which forces cell "i" to be stuck at logic low. The CFst is different by CFin and CFid due to insensitive by write operation. Hence, the CFst are activated by state of cell j, to detect this faults, therefore required a different algorithm.
II. MARCH TEST OF CFs
Modified MTA has been proposed by [4] which introduced 17N MTA that successfully diagnosed the CFs. A 3N MLA has also been proposed to locate the CF aggressor cell and it is shown that the aggressor has been located. This (17N +3N) algorithm had been proved in mathematical procedure, yet has not been implemented in hardware design. Furthermore, this algorithm is a high time complexity for using in hardware implementation for large memory cells due to linearity of the algorithm with the size of the memory.
Other algorithm such as 15N MTA which was modified from 17N MTA also has been proposed by [1] in order to ensure the algorithm less time complexity. Results using 15N MTA has been presented and all the CFs were diagnosed after introducing an extra 3N algorithm which was known as 3N MLA2. Similar to the previous algorithm, this algorithm also used 3N MLA for locating the CF aggressor cell. This (15N + 3N/3N) algorithm has been implemented in hardware which is able to diagnose all the CFs and locate all the CF aggressor cells.
To present the most less time complexity, this paper proposed the using of (13N +3N/3N ) algorithm to diagnose the CFs and locate the CF aggressor.
IV. OPTIMUM TEST ALGORITHM
As mentioned in the previous section, the CFs had been partially distinguished by the march Cd. Therefore, two-phase diagnosis approaches are required to distinguish all the CFs. Phase 1, a March Cd algorithm has been used to detect CFs fault as well to perform partial diagnosis. The algorithm can partially distinguish different types of CFs in bit-oriented SRAMs. For the faults with identical syndrome, Phase 2 is performed for full diagnosis. In Phase 2, a 3N MLA is used for locating the aggressor bits and 3N MDA algorithm is used to distinguish the fault types, which are not distinguishable by the March Cd algorithm.
The selected March Cd for bit-oriented RAMs are interpreted as follow: { (w0);(r0,wl);(rl);(r1,w0);(r0); (r0,w1) (r1); (r1,w0); (r0)} In phase 1, the first march element (w0) initializes the memory state to all-0. Subsequently, test operation in the second element which (r0,w1) are executed in ascending address sequence shows, if the second cell of the memory has CFst(L,1,1) faults, the r0 operation of the (r0,w1) can detect the fault since the state of the cell with lower addresses than the victim is 1s when the operation read the data of the victim. If the fault is CFst, the possible aggressor is the first bit (1) and the third and fourth bits (00). Thus the fault must be CFst (L,1,1) . On the other hand, if the fault is CFid or CFin the aggressor is the first bit since only the first bit undergone a n transition. Therefore, the r0 operation also can detect CFin(L, n , ) and CFid(L, n ,1), since the cell with lower addresses than the victim have undergone a n transition. The various fault types detected by the other read operations of the march Cd can be derived by similar analysis steps as. Since only 16 out of 20 are being distinguished, phase 2 is applied for locating and distinguishing all the CFs as shown in Table I . To locate the CF aggressor, MLA algorithm is applied to memory addresses. Due to the fact that MTAs are not designed for locating the CF aggressor. Thus, the MDA is proposed to have a full diagnosis which is mainly to differentiate between state value and undergone transition with verified aggressor location. The aggressor of a CF can be located by the existing MLA. If a fault belongs to the four groups as shown in Table  II , the MDA can locate the aggressor of the faults as shown in Table III TABLE I   FAULT SYNDROMES FOR MARCH CD 13N   TABLE II   UNDISTINGUISHED CFS   TABLE III  PROPOSED MDA The state A of the march elements with ascending or descending address sequence is determined by the fault which aggressor address is lower (higher) than the victim address. For example, if a fault is detected and its syndrome is the same as the faults in Group 1, the corresponding algorithm MDA is (w1, R 2 0) is applied to distinguish the faults. When the first three march elements are completed, the status of the 8-bit memory is depicted in Figure 1(b) . Subsequently, the march element 2 0 (w1); w 2 0, R 2 0 is executed from address 0 to address 2. If R 2 0 returns 1, the aggressor is located and the fault type is also identified, the fault is CFst(L,1,1) as shown in Figure 1(c) . In contrast, if R 2 0 returns 0, the aggressor is located until the last march element is executed and R 2 0 returns 1 the fault is CFid(L, n ,1) as shown in Figure 1(d) . Similarly, the faults in the other groups can also be distinguished by the MDA. The time complexity of the MLA and MDA is 3N/4N for an 8-bit memory. Note that the test complexity increases with the number of CFs. That is, if a memory has m CFs, 3mN test operations are needed. Therefore, the fault location and diagnosis complexity is (13+3/4m)N for a bit-oriented memory with N addresses and m CFs. Then the entire target CFs can be distinguished.
V. CONCLUSION
The march Cd algorithm has been generated to detect and diagnose the CFs and each CF has been successfully located their aggressor using MLA. With the proposed MDA algorithm, the CFs that cannot be identified by the march Cd has been fully identified whereby each of the CFs has their own fault syndrome. Thus, the proposed PMBISD was detected and diagnosed the CFs by the proposed (march Cd 13N + 3N MLA / 4N MD A) test algorithms and the simulation results have shown that 100% fault coverage and 100% diagnostic resolution has been achieved. Therefore the main objective of this research has been successfully achieved.
